Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
38 sonuçtan 1-3 arası sonuçlar
Sayfa 429
... Initialize Initialize loop count Initialize Initialize 8 0010 BA 0000 MOV DX , 0000H Initialize sum to zero 9 0013 8A 07 10 0015 F6 2C START : MOV AL , [ BX ] ; IMUL BYTE PTR [ SI ] ; 11 0017 03 DO ADD DX , AX ; Sum XiYi 12 0019 43 INC ...
... Initialize Initialize loop count Initialize Initialize 8 0010 BA 0000 MOV DX , 0000H Initialize sum to zero 9 0013 8A 07 10 0015 F6 2C START : MOV AL , [ BX ] ; IMUL BYTE PTR [ SI ] ; 11 0017 03 DO ADD DX , AX ; Sum XiYi 12 0019 43 INC ...
Sayfa 431
... Initialize 4 0003 8E D8 MOV DS , AX ; Data Segment 5 0005 6 0008 8E CO B8 4000 MOV AX , 4000H ; Initialize MOV ES , AX ; ES 7 000A BE 2000 MOV SI , 2000H ; Initialize SI 8 000D BF 3000 MOV DI , 3000H ; Initialize DI 9 0010 B9 0032 MOV ...
... Initialize 4 0003 8E D8 MOV DS , AX ; Data Segment 5 0005 6 0008 8E CO B8 4000 MOV AX , 4000H ; Initialize MOV ES , AX ; ES 7 000A BE 2000 MOV SI , 2000H ; Initialize SI 8 000D BF 3000 MOV DI , 3000H ; Initialize DI 9 0010 B9 0032 MOV ...
Sayfa 502
... Initialize counter MOV BX , SOURCE SEG ; Initialize DS MOV DS , BX ; register MOV BX , DEST SEG ; Initialize ES MOV ES , BX ; register MOV ESI , SOURCE INDX Initialize ESI MOV EDI , DEST_INDX ; CLD ; Initialize EDI Clear DF to auto ...
... Initialize counter MOV BX , SOURCE SEG ; Initialize DS MOV DS , BX ; register MOV BX , DEST SEG ; Initialize ES MOV ES , BX ; register MOV ESI , SOURCE INDX Initialize ESI MOV EDI , DEST_INDX ; CLD ; Initialize EDI Clear DF to auto ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero