Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
32 sonuçtan 1-3 arası sonuçlar
Sayfa 515
... Pentium Processor 3.2 million 112 MIPS 273 The architecture of the Pentium processor in this mode is identical to that of the 8086 micro- processor . In protected mode , all instruction and architectural features of the Pentium are ...
... Pentium Processor 3.2 million 112 MIPS 273 The architecture of the Pentium processor in this mode is identical to that of the 8086 micro- processor . In protected mode , all instruction and architectural features of the Pentium are ...
Sayfa 519
... Pentium versus Pentium Pro The Pentium was first introduced by Intel in March 1993 , and the Pentium Pro was introduced in November 1995. The Pentium processor provides pipelined superscalar architecture . The Pentium processor's ...
... Pentium versus Pentium Pro The Pentium was first introduced by Intel in March 1993 , and the Pentium Pro was introduced in November 1995. The Pentium processor provides pipelined superscalar architecture . The Pentium processor's ...
Sayfa 520
... Pentium with those of the Pentium Pro . TABLE 9.17 Pentium vs. Pentium Pro Pentium First introduced March 1993 2 instructions per clock cycle Primary cache of 16K Current clock speeds of 100 , 120 , 133 , 150 , 166 , 200 , and 233 MHz ...
... Pentium with those of the Pentium Pro . TABLE 9.17 Pentium vs. Pentium Pro Pentium First introduced March 1993 2 instructions per clock cycle Primary cache of 16K Current clock speeds of 100 , 120 , 133 , 150 , 166 , 200 , and 233 MHz ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero