Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
28 sonuçtan 1-3 arası sonuçlar
Sayfa 413
... affecting flags and LOOP if CX # 0 ; otherwise , go to the next instruction . Decrement CX by 1 without affecting flags and LOOP if CX not equal / not zero or ZF = 1 ; otherwise , go to the next instruction . LOOPNE / LOOPNZ disp8 ...
... affecting flags and LOOP if CX # 0 ; otherwise , go to the next instruction . Decrement CX by 1 without affecting flags and LOOP if CX not equal / not zero or ZF = 1 ; otherwise , go to the next instruction . LOOPNE / LOOPNZ disp8 ...
Sayfa 547
... affected . L Instruction EXG Rx , Ry LEA ( EA ) , An LINK An , # -displacement Unsized MOVE ( EA ) , ( EA ) B , W , L MOVEM reg list , ( EA ) or W , L ( EA ) , reg list MOVEP Dn , d ( Ay ) or W , L d ( Ay ) , Dn MOVEQ # data , Dn L PEA ...
... affected . L Instruction EXG Rx , Ry LEA ( EA ) , An LINK An , # -displacement Unsized MOVE ( EA ) , ( EA ) B , W , L MOVEM reg list , ( EA ) or W , L ( EA ) , reg list MOVEP Dn , d ( Ay ) or W , L d ( Ay ) , Dn MOVEQ # data , Dn L PEA ...
Sayfa 553
... Affects flags . An - ( EA ) → No result . Affects flags . ( EA ) – data → No result . Affects flags . ( Ax ) + − ( Ay ) ... affected . Test and Set Instruction NOTE : If ( EA ) in the ADD or SUB instruction is an address register , the ...
... Affects flags . An - ( EA ) → No result . Affects flags . ( EA ) – data → No result . Affects flags . ( Ax ) + − ( Ay ) ... affected . Test and Set Instruction NOTE : If ( EA ) in the ADD or SUB instruction is an address register , the ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero