Fundamentals of Digital Logic and Microcomputer Design |
Kitabın içinden
12 sonuçtan 1-3 arası sonuçlar
Sayfa 504
BEO # is low when data is transferred via Do - D BE1 # is low when data is
transferred via Dx - Dis BE2 # is low when data is transferred via D16 - D23 BE3
# is low when data is transferred via D24 - D31 The 80386 asserts one or more
byte ...
BEO # is low when data is transferred via Do - D BE1 # is low when data is
transferred via Dx - Dis BE2 # is low when data is transferred via D16 - D23 BE3
# is low when data is transferred via D24 - D31 The 80386 asserts one or more
byte ...
Sayfa 508
Until READY # pin is asserted LOW by the external device , the 80386 inserts
wait states . One must ensure that the data is ready before READY # is asserted .
The BS16 # is connected to HIGH to indicate 32 - bit memory . NA # is connected
to ...
Until READY # pin is asserted LOW by the external device , the 80386 inserts
wait states . One must ensure that the data is ready before READY # is asserted .
The BS16 # is connected to HIGH to indicate 32 - bit memory . NA # is connected
to ...
Sayfa 592
AS is asserted at the start of S2 to indicate a valid address on the bus . AS can be
used at this point to latch the signals on the address pins . The 68000 asserts the
UDS , LDS , and R / W = 1 to indicate a READ operation . The 68000 now waits ...
AS is asserted at the start of S2 to indicate a valid address on the bus . AS can be
used at this point to latch the signals on the address pins . The 68000 asserts the
UDS , LDS , and R / W = 1 to indicate a READ operation . The 68000 now waits ...
Kullanıcılar ne diyor? - Eleştiri yazın
Her zamanki yerlerde hiçbir eleştiri bulamadık.
İçindekiler
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
SEQUENTIAL LOGIC DESIGN | 171 |
Telif Hakkı | |
16 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
addition address register addressing modes assembly asserted Assume base basic binary bits block branch byte cache called carry chip circuit clear clock combinational complement condition connected consider contains contents converter counter cycle decoder determine device diagram digits displacement effective enable example exception execution external field Figure flags flip-flop four function gate hardware HIGH immediate implemented indicates indirect Initialize input instruction interface interrupt K-map language lines loaded logic main memory means memory microcomputer microprocessor mode MOVE multiplication Note obtained offset operand operation output Pentium perform pins placed pointer port processing processor reset result segment sequence shift shown in Figure shows signal signed specified stack starting stored transfer typical unit vector Write zero