Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
40 sonuçtan 1-3 arası sonuçlar
Sayfa 7
Mohamed Rafiquzzaman ! Ic Collector Collector Base Base Emitter IB Emitter IE ( a ) npn Transistor symbol ( b ) Equivalent circuit FIGURE 1.2 Symbolic representations of a npn transistor 1.4.2 Transistors A bipolar junction transistor ...
Mohamed Rafiquzzaman ! Ic Collector Collector Base Base Emitter IB Emitter IE ( a ) npn Transistor symbol ( b ) Equivalent circuit FIGURE 1.2 Symbolic representations of a npn transistor 1.4.2 Transistors A bipolar junction transistor ...
Sayfa 491
... base and index registers while executing 16 - bit code . The base and index registers utilized by the 80386 for 16- and 32 - bit addresses are as follows : 16 - Bit Addressing Base register BX , BP Index register SI , DI Scale factor ...
... base and index registers while executing 16 - bit code . The base and index registers utilized by the 80386 for 16- and 32 - bit addresses are as follows : 16 - Bit Addressing Base register BX , BP Index register SI , DI Scale factor ...
Sayfa 639
... base register ( An ) and base displace- ment ( bd ) . This address is used for an indirect memory access of a long word followed by adding a scaled indexed operand and an optional outer displacement ( od ) to generate the effective ...
... base register ( An ) and base displace- ment ( bd ) . This address is used for an indirect memory access of a long word followed by adding a scaled indexed operand and an optional outer displacement ( od ) to generate the effective ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero