Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
69 sonuçtan 1-3 arası sonuçlar
Sayfa 388
... byte is the low byte of the word and the high - addressed byte contains the high byte as follows : Low byte of the word 0216 Address 0200016 High byte of the word Al16 Address 0200116 The 16 - bit word at the even address 0200016 is ...
... byte is the low byte of the word and the high - addressed byte contains the high byte as follows : Low byte of the word 0216 Address 0200016 High byte of the word Al16 Address 0200116 The 16 - bit word at the even address 0200016 is ...
Sayfa 403
... byte for packed decimal and one digit per byte for unpacked decimal with the high 4 bits filled with zeros . TABLE 9.2 8086 Arithmetic Instructions Addition ADD a , b Add byte or word ADC a , b Add byte or word with carry INC reg / mem ...
... byte for packed decimal and one digit per byte for unpacked decimal with the high 4 bits filled with zeros . TABLE 9.2 8086 Arithmetic Instructions Addition ADD a , b Add byte or word ADC a , b Add byte or word with carry INC reg / mem ...
Sayfa 632
... byte instructions , one byte is transferred via these pins ; for word ( 16 - bit ) instructions , two consecutive bytes are transferred via these pins ; for long word ( 32 - bit ) instructions , four consecutive bytes are transferred ...
... byte instructions , one byte is transferred via these pins ; for word ( 16 - bit ) instructions , two consecutive bytes are transferred via these pins ; for long word ( 32 - bit ) instructions , four consecutive bytes are transferred ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero