Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
30 sonuçtan 1-3 arası sonuçlar
Sayfa 173
... cleared to 0 ( Q = 0 , Q = 1 ) . = Next , consider Q1 , Q = 0 . With S = 0 and R = 0 , the NOR gate # 1 will have both inputs at 0. This will generate 1 at the Q output . The output Q of NOR gate # 2 will be zero . Thus , the outputs Q ...
... cleared to 0 ( Q = 0 , Q = 1 ) . = Next , consider Q1 , Q = 0 . With S = 0 and R = 0 , the NOR gate # 1 will have both inputs at 0. This will generate 1 at the Q output . The output Q of NOR gate # 2 will be zero . Thus , the outputs Q ...
Sayfa 396
... cleared by the programmer : 1. Setting DF ( direction flag ) causes string instructions to auto - decrement ; clearing DF causes string instructions to auto - increment . 2. Setting IF ( interrupt flag ) causes the 8086 to recognize ...
... cleared by the programmer : 1. Setting DF ( direction flag ) causes string instructions to auto - decrement ; clearing DF causes string instructions to auto - increment . 2. Setting IF ( interrupt flag ) causes the 8086 to recognize ...
Sayfa 697
... cleared to zero and the system goes to state T1 . The counter is incremented at the leading edge of each clock pulse . In state T1 , one of the following possible operations occurs after the next clock pulse transition : Either , if ...
... cleared to zero and the system goes to state T1 . The counter is incremented at the leading edge of each clock pulse . In state T1 , one of the following possible operations occurs after the next clock pulse transition : Either , if ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero