Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
76 sonuçtan 1-3 arası sonuçlar
Sayfa 274
... consider the following instruction : RTS , which means " return from a subroutine to the main program . " The RTS instruction is a no - operand instruction . The program counter is implied in the instruction because although the program ...
... consider the following instruction : RTS , which means " return from a subroutine to the main program . " The RTS instruction is a no - operand instruction . The program counter is implied in the instruction because although the program ...
Sayfa 554
... consider ADDQ.B # 2 , D1 . If [ D1 ] low byte = 2016 , then , after execution of this ADDQ , the low byte of register D1 will contain 2216 . All subtraction instructions subtract the source from the destination . For example , consider ...
... consider ADDQ.B # 2 , D1 . If [ D1 ] low byte = 2016 , then , after execution of this ADDQ , the low byte of register D1 will contain 2216 . All subtraction instructions subtract the source from the destination . For example , consider ...
Sayfa 560
... consider ASL.W ( AO ) . If [ A0 ] = 0000200016 and [ 002000 ] = 900116 , then , after execu- tion of this ASL ... Consider LSR.W # 3 , D1 . If [ D1 ] = 800016 , then after this LSR , [ D1 ] = 100016 , X = 0 , and C = 0 . Consider ROL.B ...
... consider ASL.W ( AO ) . If [ A0 ] = 0000200016 and [ 002000 ] = 900116 , then , after execu- tion of this ASL ... Consider LSR.W # 3 , D1 . If [ D1 ] = 800016 , then after this LSR , [ D1 ] = 100016 , X = 0 , and C = 0 . Consider ROL.B ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero