Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
78 sonuçtan 1-3 arası sonuçlar
Sayfa iv
... contain memory . The microprocessors are designed using both combinational and sequential circuits . Therefore , these topics are covered in detail . The revised edition of this book contains certain additional topics . A new chapter ...
... contain memory . The microprocessors are designed using both combinational and sequential circuits . Therefore , these topics are covered in detail . The revised edition of this book contains certain additional topics . A new chapter ...
Sayfa 182
... contains the input combinations along with the output after the clock pulse . The characteristic table is useful for ... contains two independent JK flip - flops in the same chip , designed using CMOS . Each flip - flop is enabled at the ...
... contains the input combinations along with the output after the clock pulse . The characteristic table is useful for ... contains two independent JK flip - flops in the same chip , designed using CMOS . Each flip - flop is enabled at the ...
Sayfa 657
... contains the 32 - bit remainder and the 32 - bit register Dq ( D0 - D7 ) contains the 32 - bit quotient . For the instruction DIVSL.L ( EA ) , Dr : Dq or DIVUL the 32 - bit register Dr ( D0 - D7 ) contains the 32 - bit dividend and the ...
... contains the 32 - bit remainder and the 32 - bit register Dq ( D0 - D7 ) contains the 32 - bit quotient . For the instruction DIVSL.L ( EA ) , Dr : Dq or DIVUL the 32 - bit register Dr ( D0 - D7 ) contains the 32 - bit dividend and the ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero