Fundamentals of Digital Logic and Microcomputer Design |
Kitabın içinden
31 sonuçtan 1-3 arası sonuçlar
Sayfa 131
The code converter in the figure can be designed to translate the BCD inputs ( W
, X , Y , and 2 ) to seven - segment code for displaying decimal digits . The inputs
W , X , Y , and Z can be entered into the code converter via four switches as was ...
The code converter in the figure can be designed to translate the BCD inputs ( W
, X , Y , and 2 ) to seven - segment code for displaying decimal digits . The inputs
W , X , Y , and Z can be entered into the code converter via four switches as was ...
Sayfa 372
Start conversion D Busy ( end of conversion ) 8 - bit tri - state AD converter 8 - bit
tri - state digital output Output enable D . ) FIGURE 8 . 17 A / D converter The
concept of conditional I / O can be demonstrated by interfacing the A / D converter
to ...
Start conversion D Busy ( end of conversion ) 8 - bit tri - state AD converter 8 - bit
tri - state digital output Output enable D . ) FIGURE 8 . 17 A / D converter The
concept of conditional I / O can be demonstrated by interfacing the A / D converter
to ...
Sayfa 613
VX ( analog signal ) Port B DO - D7 Bit 0 of port A - Start VPA 68000 based
Microcomputer AVD Converter IPL2 IPL1 Encoder Busy IPLO FIGURE 10 . 23
Interfacing of a typical 8 - bit A / D converter to 68000 - based microcomputer
using ...
VX ( analog signal ) Port B DO - D7 Bit 0 of port A - Start VPA 68000 based
Microcomputer AVD Converter IPL2 IPL1 Encoder Busy IPLO FIGURE 10 . 23
Interfacing of a typical 8 - bit A / D converter to 68000 - based microcomputer
using ...
Kullanıcılar ne diyor? - Eleştiri yazın
Her zamanki yerlerde hiçbir eleştiri bulamadık.
İçindekiler
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
SEQUENTIAL LOGIC DESIGN | 171 |
Telif Hakkı | |
16 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
addition address register addressing modes assembly asserted Assume base basic binary bits block branch byte cache called carry chip circuit clear clock combinational complement condition connected consider contains contents converter counter cycle decoder determine device diagram digits displacement effective enable example exception execution external field Figure flags flip-flop four function gate hardware HIGH immediate implemented indicates indirect Initialize input instruction interface interrupt K-map language lines loaded logic main memory means memory microcomputer microprocessor mode MOVE multiplication Note obtained offset operand operation output Pentium perform pins placed pointer port processing processor reset result segment sequence shift shown in Figure shows signal signed specified stack starting stored transfer typical unit vector Write zero