Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
65 sonuçtan 1-3 arası sonuçlar
Sayfa 182
... designed using CMOS . The flip - flops are enabled at the leading edge of the clock . The 74LS374 is same as the 74HC374 except that it is designed using TTL . The JK flip - flop is a universal flip - flop and is typically used for ...
... designed using CMOS . The flip - flops are enabled at the leading edge of the clock . The 74LS374 is same as the 74HC374 except that it is designed using TTL . The JK flip - flop is a universal flip - flop and is typically used for ...
Sayfa 440
... designed following the timing parameters associated with the microproces- sor's reset input pin specified by the manufacturer . The reset circuit , once designed , is connected to the microprocessor's reset pin . As mentioned before ...
... designed following the timing parameters associated with the microproces- sor's reset input pin specified by the manufacturer . The reset circuit , once designed , is connected to the microprocessor's reset pin . As mentioned before ...
Sayfa 533
... designed using HCMOS whereas the MC68000 was designed using HMOS technology . This means that unlike the MC68000 , the unused inputs of the MC68HC000 should not be kept floating , they should be connected to +5 V , ground , or outputs ...
... designed using HCMOS whereas the MC68000 was designed using HMOS technology . This means that unlike the MC68000 , the unused inputs of the MC68HC000 should not be kept floating , they should be connected to +5 V , ground , or outputs ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero