Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
19 sonuçtan 1-3 arası sonuçlar
Sayfa 368
... direction register is an output register and can be used to configure the bits in the port as inputs or outputs ... direction register . As an example , if an 8 - bit data - direction register contains 34H , then the corresponding port ...
... direction register is an output register and can be used to configure the bits in the port as inputs or outputs ... direction register . As an example , if an 8 - bit data - direction register contains 34H , then the corresponding port ...
Sayfa 598
... direction register when the proper register select signals are applied to RSO and RS1 . A 1 in bit 2 in CRA or CRB allows access of I / O ports ; a 0 in bit 2 of CRA or CRB selects the data direction registers . 40 CA1 38 IRQA 37 IRQB ...
... direction register when the proper register select signals are applied to RSO and RS1 . A 1 in bit 2 in CRA or CRB allows access of I / O ports ; a 0 in bit 2 of CRA or CRB selects the data direction registers . 40 CA1 38 IRQA 37 IRQB ...
Sayfa 776
... direction sensor R : right direction sensor R L : left direction sensor B : backward direction sensor FIGURE P11.15a ( a ) Specify the controller organization . Start Clock Figure A Move Forward by 10 Steps ( MFTS ) F 1 Make a Right Tum ...
... direction sensor R : right direction sensor R L : left direction sensor B : backward direction sensor FIGURE P11.15a ( a ) Specify the controller organization . Start Clock Figure A Move Forward by 10 Steps ( MFTS ) F 1 Make a Right Tum ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero