Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
62 sonuçtan 1-3 arası sonuçlar
Sayfa 484
... execution . The multiple execution only works for instructions that are data independent , meaning that an instruction executed immediately after another using the previous result cannot be done . The Pentium uses two execution units ...
... execution . The multiple execution only works for instructions that are data independent , meaning that an instruction executed immediately after another using the previous result cannot be done . The Pentium uses two execution units ...
Sayfa 554
... execution of this ADD , the low 16 bits of D0 will contain 001416 . The ADDI instruction can be used to add immediate data to a register or memory location . The immediate data follows the instruction word . For example , consider ADDI ...
... execution of this ADD , the low 16 bits of D0 will contain 001416 . The ADDI instruction can be used to add immediate data to a register or memory location . The immediate data follows the instruction word . For example , consider ADDI ...
Sayfa 564
... execution of this BRA , program execution starts at 00024016 . Now , consider JMP ( A1 ) . If [ A1 ] = 0000022016 , then , after execution of this JMP , program execution starts at 00022016 . The instructions BSR and JSR are subroutine ...
... execution of this BRA , program execution starts at 00024016 . Now , consider JMP ( A1 ) . If [ A1 ] = 0000022016 , then , after execution of this JMP , program execution starts at 00022016 . The instructions BSR and JSR are subroutine ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand operation output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero