Fundamentals of Digital Logic and Microcomputer Design |
Kitabın içinden
62 sonuçtan 1-3 arası sonuçlar
Sayfa 274
Typical Assembly Language Addressing Modes One of the tasks performed by a
microprocessor during execution of an instruction is the determination of the
operand and destination addresses . The manner in which a microprocessor ...
Typical Assembly Language Addressing Modes One of the tasks performed by a
microprocessor during execution of an instruction is the determination of the
operand and destination addresses . The manner in which a microprocessor ...
Sayfa 498
The left operand ( ESI ) is the source , and the right operand ( EDI ) is the
destination . This is a reverse of the normal Intel convention in which the left
operand is the destination and the right operand is the source . This is true for
byte ( CMPSB ) ...
The left operand ( ESI ) is the source , and the right operand ( EDI ) is the
destination . This is a reverse of the normal Intel convention in which the left
operand is the destination and the right operand is the source . This is true for
byte ( CMPSB ) ...
Sayfa 544
For example , consider ADD $ 30 ( PC ) , D5 , in which the source operand is in
relative with offset mode . Now suppose that the current PC contents is $ 002000
, the contents of 00203016 is 0005 , and the low 16 bits of D5 contain 001016 .
For example , consider ADD $ 30 ( PC ) , D5 , in which the source operand is in
relative with offset mode . Now suppose that the current PC contents is $ 002000
, the contents of 00203016 is 0005 , and the low 16 bits of D5 contain 001016 .
Kullanıcılar ne diyor? - Eleştiri yazın
Her zamanki yerlerde hiçbir eleştiri bulamadık.
İçindekiler
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
SEQUENTIAL LOGIC DESIGN | 171 |
Telif Hakkı | |
16 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
addition address register addressing modes assembly asserted Assume base basic binary bits block branch byte cache called carry chip circuit clear clock combinational complement condition connected consider contains contents converter counter cycle decoder determine device diagram digits displacement effective enable example exception execution external field Figure flags flip-flop four function gate hardware HIGH immediate implemented indicates indirect Initialize input instruction interface interrupt K-map language lines loaded logic main memory means memory microcomputer microprocessor mode MOVE multiplication Note obtained offset operand operation output Pentium perform pins placed pointer port processing processor reset result segment sequence shift shown in Figure shows signal signed specified stack starting stored transfer typical unit vector Write zero