Fundamentals of Digital Logic and Microcomputer Design |
Kitabın içinden
81 sonuçtan 1-3 arası sonuçlar
Sayfa 13
Fan - out is defined as the maximum number of inputs that can be connected to
the output of a gate . It is expressed as a number . The output of a gate is
normally connected to the inputs of other similar gates . Typical fan - out for TTL is
10 .
Fan - out is defined as the maximum number of inputs that can be connected to
the output of a gate . It is expressed as a number . The output of a gate is
normally connected to the inputs of other similar gates . Typical fan - out for TTL is
10 .
Sayfa 15
+ 5 V waith I source Output / Isink Link Tur FIGURE 1 . 9 TTL Totem - pole output
Let us briefly review the totem - pole output circuit shown in Figure 1 . 9 . The
circuit operates as follows : When transistor Qi is ON , transistor Q2 is OFF . When
Qi ...
+ 5 V waith I source Output / Isink Link Tur FIGURE 1 . 9 TTL Totem - pole output
Let us briefly review the totem - pole output circuit shown in Figure 1 . 9 . The
circuit operates as follows : When transistor Qi is ON , transistor Q2 is OFF . When
Qi ...
Sayfa 178
With J = 1 and K = 0 , the outputs of inverters # 2 and # 5 are 0 and 1 respectively
. This means that a 0 is produced at the output of NOR gate # 6 ( Q = 0 ) . Thus ,
apply a 0 at one of the inputs of NOR gate # 3 generating a 1 at its output ( Q = 1 )
...
With J = 1 and K = 0 , the outputs of inverters # 2 and # 5 are 0 and 1 respectively
. This means that a 0 is produced at the output of NOR gate # 6 ( Q = 0 ) . Thus ,
apply a 0 at one of the inputs of NOR gate # 3 generating a 1 at its output ( Q = 1 )
...
Kullanıcılar ne diyor? - Eleştiri yazın
Her zamanki yerlerde hiçbir eleştiri bulamadık.
İçindekiler
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
SEQUENTIAL LOGIC DESIGN | 171 |
Telif Hakkı | |
16 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
addition address register addressing modes assembly asserted Assume base basic binary bits block branch byte cache called carry chip circuit clear clock combinational complement condition connected consider contains contents converter counter cycle decoder determine device diagram digits displacement effective enable example exception execution external field Figure flags flip-flop four function gate hardware HIGH immediate implemented indicates indirect Initialize input instruction interface interrupt K-map language lines loaded logic main memory means memory microcomputer microprocessor mode MOVE multiplication Note obtained offset operand operation output Pentium perform pins placed pointer port processing processor reset result segment sequence shift shown in Figure shows signal signed specified stack starting stored transfer typical unit vector Write zero