Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
33 sonuçtan 1-3 arası sonuçlar
Sayfa 96
... placed horizontally or vertically next to it . For example , consider the minterms mo and m1 . Since m 。= AB and m1 ... placed on m1 and m3 . Thus , m 。 and m , are adjacent ; squares m2 and m3 are also adjacent . Similarly , by ...
... placed horizontally or vertically next to it . For example , consider the minterms mo and m1 . Since m 。= AB and m1 ... placed on m1 and m3 . Thus , m 。 and m , are adjacent ; squares m2 and m3 are also adjacent . Similarly , by ...
Sayfa 113
... placed on the right - hand side to indicate that this minterm is compared with all others and its pair with one bit change is found . If a minterm does not have another minterm with one bit change , no check mark is placed on its right ...
... placed on the right - hand side to indicate that this minterm is compared with all others and its pair with one bit change is found . If a minterm does not have another minterm with one bit change , no check mark is placed on its right ...
Sayfa 677
... placed into the link register . For example , the instruction bl , start unconditionally jumps to the address computed from current PC contents plus start . This return address is placed in the link register . Branch to Count Register ...
... placed into the link register . For example , the instruction bl , start unconditionally jumps to the address computed from current PC contents plus start . This return address is placed in the link register . Branch to Count Register ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero