Fundamentals of Digital Logic and Microcomputer Design |
Kitabın içinden
52 sonuçtan 1-3 arası sonuçlar
Sayfa 243
When the stack is accessed from the bottom , the stack pointer is incremented
after a PUSH and decremented after a POP operation . On the other hand , when
the stack is accessed from the top , the stack pointer is decremented after a
PUSH ...
When the stack is accessed from the bottom , the stack pointer is incremented
after a PUSH and decremented after a POP operation . On the other hand , when
the stack is accessed from the top , the stack pointer is decremented after a
PUSH ...
Sayfa 467
The 4 bytes of the interrupt vector are the least significant byte of the instruction
pointer , the most significant byte of the instruction pointer , the least significant
byte of the code segment register , and the most significant byte of the code ...
The 4 bytes of the interrupt vector are the least significant byte of the instruction
pointer , the most significant byte of the instruction pointer , the least significant
byte of the code segment register , and the most significant byte of the code ...
Sayfa 536
... bit S Supervisor Mode Recognition of a trap , reset or interrupt Supervisor stack
pointer User stack pointer and registers AOSystem stack pointer Other stack
pointers User stack pointer Registers AO - A6 A6 Instructions available All
including ...
... bit S Supervisor Mode Recognition of a trap , reset or interrupt Supervisor stack
pointer User stack pointer and registers AOSystem stack pointer Other stack
pointers User stack pointer Registers AO - A6 A6 Instructions available All
including ...
Kullanıcılar ne diyor? - Eleştiri yazın
Her zamanki yerlerde hiçbir eleştiri bulamadık.
İçindekiler
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
SEQUENTIAL LOGIC DESIGN | 171 |
Telif Hakkı | |
16 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
addition address register addressing modes assembly asserted Assume base basic binary bits block branch byte cache called carry chip circuit clear clock combinational complement condition connected consider contains contents converter counter cycle decoder determine device diagram digits displacement effective enable example exception execution external field Figure flags flip-flop four function gate hardware HIGH immediate implemented indicates indirect Initialize input instruction interface interrupt K-map language lines loaded logic main memory means memory microcomputer microprocessor mode MOVE multiplication Note obtained offset operand operation output Pentium perform pins placed pointer port processing processor reset result segment sequence shift shown in Figure shows signal signed specified stack starting stored transfer typical unit vector Write zero