Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
88 sonuçtan 1-3 arası sonuçlar
Sayfa 118
... Figure 3.47 . The AND gate and an inverter are used to form the NAND gate shown in the top row of Figure 3.48 ( b ) with an inverter ( indicated by a bubble at the OR gate input ) . AND gates 3 and 4 are repre- sented in the same way as ...
... Figure 3.47 . The AND gate and an inverter are used to form the NAND gate shown in the top row of Figure 3.48 ( b ) with an inverter ( indicated by a bubble at the OR gate input ) . AND gates 3 and 4 are repre- sented in the same way as ...
Sayfa 309
... shown in Figure 7.14 . Using this basic cell and 4 - bit CLC , the design of a 4 - bit CLA can be completed as shown in Figure 7.15 . Using this cell as a building block , a 16 - bit adder can be designed as shown in Figure 7.16 . The ...
... shown in Figure 7.14 . Using this basic cell and 4 - bit CLC , the design of a 4 - bit CLA can be completed as shown in Figure 7.15 . Using this cell as a building block , a 16 - bit adder can be designed as shown in Figure 7.16 . The ...
Sayfa 365
... shown in Figure 8.15 . Assume that all numbers are in hexadecimal . Each cache word can store two or more memory words under the same index address . Each data item is stored with its tag . The size of a set is defined by the number of ...
... shown in Figure 8.15 . Assume that all numbers are in hexadecimal . Each cache word can store two or more memory words under the same index address . Each data item is stored with its tag . The size of a set is defined by the number of ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero