Fundamentals of Digital Logic and Microcomputer DesignRafi Systems, Incorporated, 1999 - 828 sayfa |
Kitabın içinden
29 sonuçtan 1-3 arası sonuçlar
Sayfa 311
... vector of 63 and a carry vector of 12. When all operands are exhausted , the sum and the shifted carry vector are added in the conventional manner , which produces the final answer . Note that the carry is propagated only in the last ...
... vector of 63 and a carry vector of 12. When all operands are exhausted , the sum and the shifted carry vector are added in the conventional manner , which produces the final answer . Note that the carry is propagated only in the last ...
Sayfa 467
... vector in the interrupt vector table . The 4 bytes of the interrupt vector are the least significant byte of the instruction pointer , the most significant byte of the instruction pointer , the least significant byte of the code segment ...
... vector in the interrupt vector table . The 4 bytes of the interrupt vector are the least significant byte of the instruction pointer , the most significant byte of the instruction pointer , the least significant byte of the code segment ...
Sayfa 647
... vector service routine . Also , because $ 0200 is not equal to either bound , the zero bit ( Z ) is cleared . The figure above shows the range of valid values that D1 could contain . A typical application for the CHK2 instruction would ...
... vector service routine . Also , because $ 0200 is not equal to either bound , the zero bit ( Z ) is cleared . The figure above shows the range of valid values that D1 could contain . A typical application for the CHK2 instruction would ...
İçindekiler
INTRODUCTION TO DIGITAL SYSTEMS | 1 |
NUMBER SYSTEMS AND CODES | 31 |
BOOLEAN ALGEBRA AND DIGITAL LOGIC GATES | 67 |
Telif Hakkı | |
13 diğer bölüm gösterilmiyor
Sık kullanılan terimler ve kelime öbekleri
16 bits 32 bits adder address register addressing modes arithmetic assembly language assembly language program Assume binary number block Boolean bus cycle byte cache chip clock cycle complement consider contains contents control unit data bus decimal decoder digits display DSACK1 DTACK EPROM example execution flags flip-flop floating-point full adder function hardware hexadecimal implemented index register input instruction set integer Intel interface interrupt K-map latch loaded logic diagram m₁ main memory memory address memory location microcomputer microprocessor microprogram minterms Motorola MOVE.W multiplication offset on-chip op-code operand output Pentium perform physical address pins pipeline pointer port PowerPC processor program counter provides reset result RISC sequence sequential circuit shown in Figure signal specified stack stored subroutine synchronous transistor truth table typical unsigned vector word zero